TMS320F2812PGFA
Texas Instruments
ICPlanet
C28x series Microcontroller IC 32-Bit 150MHz 256KB (128K x 16) FLASH 176-LQFP (24x24)
Encapsulation: | |
---|---|
SKU: | |
Availability: | |
Quantity: | |
PDF Export | |
TYPE | DESCRIPTION |
---|---|
Category | Integrated Circuits (ICs) Embedded - Microcontrollers |
Mfr | Texas Instruments |
Series | Automotive, AEC-Q100, C2000⢠C28x Fixed-Point |
Package | Tray |
Part Status | Active |
Core Processor | C28x |
Core Size | 32-Bit |
Speed | 150MHz |
Connectivity | CANbus, EBI/EMI, McBSP, SCI, SPI, UART/USART |
Peripherals | DMA, POR, PWM, WDT |
Number of I/O | 56 |
Program Memory Size | 256KB (128K x 16) |
Program Memory Type | FLASH |
EEPROM Size | - |
RAM Size | 18K x 16 |
Voltage - Supply (Vcc/Vdd) | 1.81V ~ 2V |
Data Converters | A/D 16x12b |
Oscillator Type | Internal |
Operating Temperature | -40°C ~ 85°C (TA) |
Mounting Type | Surface Mount |
Package / Case | 176-LQFP |
Supplier Device Package | 176-LQFP (24x24) |
Features
⢠High-performance static CMOS technology
ā 150 MHz (6.67-ns cycle time)
ā Low-power (1.8-V core at 135 MHz, 1.9-V core at 150 MHz, 3.3-V I/O) design
⢠JTAG boundary scan support
ā IEEE Standard 1149.1-1990 IEEE Standard Test Access Port and Boundary-Scan Architecture
⢠High-performance 32-bit CPU (TMS320C28x)
ā 16 Ć 16 and 32 Ć 32 MAC operations
ā 16 Ć 16 dual MAC
ā Harvard bus architecture
ā Atomic operations
ā Fast interrupt response and processing
ā Unified memory programming model
ā 4M linear program/data address reach
ā Code-efficient (in C/C++ and Assembly)
ā TMS320F24x/LF240x processor source code compatible
⢠On-chip memory
ā Up to 128K Ć 16 flash (Four 8K Ć 16 and six 16K Ć 16 sectors)
ā 1K Ć 16 OTP ROM
ā L0 and L1: 2 blocks of 4K Ć 16 each SingleAccess RAM (SARAM)
ā H0: 1 block of 8K Ć 16 SARAM
ā M0 and M1: 2 blocks of 1K Ć 16 each SARAM ⢠Boot ROM (4K Ć 16)
ā With software boot modes
ā Standard math tables
⢠External interface (F2812)
ā Over 1M Ć 16 total memory
ā Programmable wait states
ā Programmable read/write strobe timing
ā Three individual chip selects
⢠Endianness: Little endian
⢠Clock and system control
ā On-chip oscillator ā Watchdog timer module
⢠Three external interrupts
⢠Peripheral Interrupt Expansion (PIE) block that supports 45 peripheral interrupts
⢠Three 32-bit CPU timers
⢠128-bit security key/lock
ā Protects flash/OTP and L0/L1 SARAM
ā Prevents firmware reverse-engineering
⢠Motor control peripherals
ā Two Event Managers (EVA, EVB)
ā Compatible to 240xA devices
⢠Serial port peripherals
ā Serial Peripheral Interface (SPI)
ā Two Serial Communications Interfaces (SCIs), standard UART
ā Enhanced Controller Area Network (eCAN)
ā Multichannel Buffered Serial Port (McBSP)
⢠12-bit ADC, 16 channels
ā 2 Ć 8 channel input multiplexer
ā Two Sample-and-Hold
ā Single/simultaneous conversions
ā Fast conversion rate: 80 ns/12.5 MSPS
⢠Up to 56 General-Purpose I/O (GPIO) pins
⢠Advanced emulation features
ā Analysis and breakpoint functions
ā Real-time debug via hardware
⢠Development tools include
ā ANSI C/C++ compiler/assembler/linker
ā Code Composer Studio⢠IDE
ā DSP/BIOSā¢
ā JTAG scan controllers
⢠IEEE Standard 1149.1-1990 IEEE Standard Test Access Port and Boundary-Scan Architecture
⢠Low-power modes and power savings
ā IDLE, STANDBY, HALT modes supported
ā Disable individual peripheral clocks
⢠Package options
ā 179-ball MicroStar BGA⢠with external memory interface (GHH, ZHH) (F2812)
ā 176-pin Low-Profile Quad Flatpack (LQFP) with external memory interface (PGF) (F2812)
ā 128-pin LQFP without external memory interface (PBK) (F2810, F2811)
⢠Temperature options ā
A: ā40°C to 85°C (GHH, ZHH, PGF, PBK) ā
S: ā40°C to 125°C (GHH, ZHH, PGF, PBK) ā
Q: ā40°C to 125°C (PGF, PBK) (AEC-Q100 qualification for automotive applications)
TYPE | DESCRIPTION |
---|---|
Category | Integrated Circuits (ICs) Embedded - Microcontrollers |
Mfr | Texas Instruments |
Series | Automotive, AEC-Q100, C2000⢠C28x Fixed-Point |
Package | Tray |
Part Status | Active |
Core Processor | C28x |
Core Size | 32-Bit |
Speed | 150MHz |
Connectivity | CANbus, EBI/EMI, McBSP, SCI, SPI, UART/USART |
Peripherals | DMA, POR, PWM, WDT |
Number of I/O | 56 |
Program Memory Size | 256KB (128K x 16) |
Program Memory Type | FLASH |
EEPROM Size | - |
RAM Size | 18K x 16 |
Voltage - Supply (Vcc/Vdd) | 1.81V ~ 2V |
Data Converters | A/D 16x12b |
Oscillator Type | Internal |
Operating Temperature | -40°C ~ 85°C (TA) |
Mounting Type | Surface Mount |
Package / Case | 176-LQFP |
Supplier Device Package | 176-LQFP (24x24) |
Features
⢠High-performance static CMOS technology
ā 150 MHz (6.67-ns cycle time)
ā Low-power (1.8-V core at 135 MHz, 1.9-V core at 150 MHz, 3.3-V I/O) design
⢠JTAG boundary scan support
ā IEEE Standard 1149.1-1990 IEEE Standard Test Access Port and Boundary-Scan Architecture
⢠High-performance 32-bit CPU (TMS320C28x)
ā 16 Ć 16 and 32 Ć 32 MAC operations
ā 16 Ć 16 dual MAC
ā Harvard bus architecture
ā Atomic operations
ā Fast interrupt response and processing
ā Unified memory programming model
ā 4M linear program/data address reach
ā Code-efficient (in C/C++ and Assembly)
ā TMS320F24x/LF240x processor source code compatible
⢠On-chip memory
ā Up to 128K Ć 16 flash (Four 8K Ć 16 and six 16K Ć 16 sectors)
ā 1K Ć 16 OTP ROM
ā L0 and L1: 2 blocks of 4K Ć 16 each SingleAccess RAM (SARAM)
ā H0: 1 block of 8K Ć 16 SARAM
ā M0 and M1: 2 blocks of 1K Ć 16 each SARAM ⢠Boot ROM (4K Ć 16)
ā With software boot modes
ā Standard math tables
⢠External interface (F2812)
ā Over 1M Ć 16 total memory
ā Programmable wait states
ā Programmable read/write strobe timing
ā Three individual chip selects
⢠Endianness: Little endian
⢠Clock and system control
ā On-chip oscillator ā Watchdog timer module
⢠Three external interrupts
⢠Peripheral Interrupt Expansion (PIE) block that supports 45 peripheral interrupts
⢠Three 32-bit CPU timers
⢠128-bit security key/lock
ā Protects flash/OTP and L0/L1 SARAM
ā Prevents firmware reverse-engineering
⢠Motor control peripherals
ā Two Event Managers (EVA, EVB)
ā Compatible to 240xA devices
⢠Serial port peripherals
ā Serial Peripheral Interface (SPI)
ā Two Serial Communications Interfaces (SCIs), standard UART
ā Enhanced Controller Area Network (eCAN)
ā Multichannel Buffered Serial Port (McBSP)
⢠12-bit ADC, 16 channels
ā 2 Ć 8 channel input multiplexer
ā Two Sample-and-Hold
ā Single/simultaneous conversions
ā Fast conversion rate: 80 ns/12.5 MSPS
⢠Up to 56 General-Purpose I/O (GPIO) pins
⢠Advanced emulation features
ā Analysis and breakpoint functions
ā Real-time debug via hardware
⢠Development tools include
ā ANSI C/C++ compiler/assembler/linker
ā Code Composer Studio⢠IDE
ā DSP/BIOSā¢
ā JTAG scan controllers
⢠IEEE Standard 1149.1-1990 IEEE Standard Test Access Port and Boundary-Scan Architecture
⢠Low-power modes and power savings
ā IDLE, STANDBY, HALT modes supported
ā Disable individual peripheral clocks
⢠Package options
ā 179-ball MicroStar BGA⢠with external memory interface (GHH, ZHH) (F2812)
ā 176-pin Low-Profile Quad Flatpack (LQFP) with external memory interface (PGF) (F2812)
ā 128-pin LQFP without external memory interface (PBK) (F2810, F2811)
⢠Temperature options ā
A: ā40°C to 85°C (GHH, ZHH, PGF, PBK) ā
S: ā40°C to 125°C (GHH, ZHH, PGF, PBK) ā
Q: ā40°C to 125°C (PGF, PBK) (AEC-Q100 qualification for automotive applications)